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Ultra-high-frequency piecewise-linear chaos using delayed feedback loops
Seth D. Cohen, Damien Rontani, and Daniel J. Gauthier
Department of Physics, Duke University, Durham, North Carolina 27708, USA
(Dated: 3 November 2018)
We report on an ultra-high-frequency (> 1 GHz), piecewise-linear chaotic system designed from low-cost, com-
mercially available electronic components. The system is composed of two electronic time-delayed feedback
loops: A primary analog loop with a variable gain that produces multi-mode oscillations centered around
2 GHz and a secondary loop that switches the variable gain between two different values by means of a
digital-like signal. We demonstrate experimentally and numerically that such an approach allows for the
simultaneous generation of analog and digital chaos, where the digital chaos can be used to partition the sys-
tem’s attractor, forming the foundation for a symbolic dynamics with potential applications in noise-resilient
communications and radar.
PACS numbers: 05.45.Gg, 07.50.Ek, 84.40.Xb
Recently, Corron et al. realized a piecewise-linear
electronic circuit that simultaneously generates
an analog chaotic waveform and an associated dig-
ital waveform that represents the system’s sym-
bolic dynamics. Their technique is data-efficient
for chaos-based applications in that the symbolic
dynamics is sufficient for specifying the underly-
ing deterministic features of the chaotic carrier
signal, but their implementation was limited to
the audio frequency range (20 Hz - 20 kHz). Here,
we propose a new circuit architecture that oper-
ates at ultra-high-frequencies (0.3 - 3 GHz). Our
approach is based on two time-delayed electronic
feedback loops, one analog and the other digital.
Together, they ensure an increase in complexity
of the analog signal and enable fast control over
its dynamics, so that the overall system still be-
haves in a piecewise-linear fashion. Our architec-
ture represents a potential breakthrough in the
design of inexpensive and robust electric circuits
that generate piecewise-linear chaos.
I. INTRODUCTION
A piecewise-linear (PWL) operator with two-states is
defined as
f(x) =
{
f1(x), if x < I
f2(x), if x ≥ I
, (1)
where f1(x) and f2(x) are linear operators with respect
to x and I is a threshold. Everytime the value of x crosses
I, f(x) switches between f1(x) and f2(x). This definition
extends naturally to multiple states and thresholds.
Piecewise-linear operators have been used with discrete
maps,1 continuous systems,2,3 and to describe certain
classes of electronic circuits4 and regulatory systems.5
They introduce a nonlinear component in the dynamics
of systems (called PWL systems), a minimum require-
ment for potentially leading to chaos. For example, when
a PWL operator controls the parameters of discrete maps
and linear differential equations, chaos can exist in the
temporal evolution of the systems’ state variables.6 Re-
cent studies also demonstrate that a two-state PWL op-
erator can generate low-dimensional chaos if the system
has hysteresis7 or uses multiple thresholds.8,9 Such theo-
retical evolutions, refered to as PWL chaos, can also be
observed in experimental systems.
Creating an experimental embodiement of a PWL sys-
tem resides in the ability to design multiple linear systems
(or a single system with variable parameters) and a phys-
ical switch. Examples of linear systems used to produce
experimental PWL dynamics are LRC (inductance, resis-
tance, capacitance) audio-frequency circuits.10 They are
popular because their parameters can be easily switched
with conditions based on their voltage or current. This
allows the LRC circuits to operate in two different linear
states.11 Physical switches implemented in PWL systems
use various components such as digital logic gates and
operational amplifiers.12 Though the switching times be-
tween the linear states are not infinitely fast, they are
usually considered negligible for LRC circuits (being or-
ders of magnitude faster than the system’s dynamics) and
thus make LRC systems good for PWL experiments.7,13
A novel LRC-based implementation of a PWL sys-
tem has been designed recently by Corron et al..12 In
their circuit, negative damping (gain greater than one)
induces oscillations about a piecewise-constant voltage
with a growing amplitude that is bounded by a piecewise
constant driving voltage. The driving voltage switches
its sign in response to a guard condition on the system’s
present dynamics, and leads to the generation of audio-
frequency PWL chaos. Such chaos is fully characterized
by the temporal evolution of the piecewise-constant volt-
age that serves as an easily-accessible, real-time symbolic
dynamics. This approach, with its simultaneous gener-
ation of analog and digital chaos, demonstrates advan-
tages over traditional chaos generators from an applica-
tion point-of-view. One of them is the existence of a
matched filter for robust chaos-based communications14
and radars15 in noisy environments.
2τ f
τc
DIGITAL CONTROL LOOP
ANALOG FEEDBACK LOOP
VGA
voltage
dividers
LGA
osc
oscattenuator
s(t)
vin vout = v(t)
vctl
ξ
(t)
FIG. 1. Piecewise-linear chaotic waveform generator. An
analog feedback loop connects the output voltage (vout) of
a variable-gain amplifier (VGA, Hittite HMC287MS8) and
its input voltage (vin). The VGA output also feeds a digital
control loop with a logarithmic amplifier (LGA, Analog De-
vices AD8319) and a transistor-transistor-logic (TTL, Texas
Instruments SN74AUC1G04) inverter gate in series (a second
TTL gate is driven in parallel in order to monitor s(t) with
correct impedance matching). We monitor the signals v(t)
and s(t) using an oscilloscope (osc).
The range of applications for PWL chaos, as envisioned
by Corron et al., motivates an ultra-high-speed version
of their circuit. However, non-ideal behaviors of LRC
circuits make it difficult to realize an ultra-high-speed
PWL mode-of-operation. Above a certain frequency, the
propagation times of signals through LRC circuits are no
longer negligible,16 and the dynamics evolve on a time
scale that is comparable to the switching times of the
system’s electronic PWL operators. Furthermore, non-
linearities tends to arise in LRC systems at ultra-high-
frequency (UHF)17,18 and thus introduce undesired ef-
fects into the PWL system. Therefore, in order to over-
come these obstacles, a new architecture must addresses
these challenges that are at the forefront of nonlinear dy-
namics and electronic design.
In this paper, we present the design and operating
characteristics of a novel chaotic system, shown in Fig. 1,
that uses feedback loops to realize UHF low-dimensional
chaos. In the following sections, we first describe the two
main components of our electronic system: (i) an ana-
log time-delayed feedback-loop, which generates a multi-
mode oscillations; and (ii) a digital time-delayed con-
trol loop, which bounds the amplitude of the oscillations
using a threshold condition and generates a digital-like
waveform that follows the threshold crossings. Then, we
show that the dynamics produced are chaotic and PWL
using a time-delayed return map. Finally, we present
a PWL physical model that captures the dynamics dis-
played by our chaos generator.
II. ANALOG MULTI-MODE FEEDBACK LOOP
The time-delayed feedback loop in See Fig. 1 is used
to generate growing-amplitude oscillations, similar to the
negative damping in Corron et al.’s designs.12,19 It com-
prises a variable gain amplifier (VGA) that is self fedback.
The VGA produces a voltage vout = v(t) that is delayed
by time τf by means of coaxial cables and connected to
its input [(vin = v(t − τf))]. The net gain g(t) of the
feedback loop depends on the the VGA’s gain, which is
controlled by the voltage vctl applied to its control port.
If vctl > 0.5V then g(t) < 1, otherwise g(t) > 1. As we
will show, these two gain values yield different dynamical
regimes for the entire feedback loop.
The presence of a time-delayed feedback loop has im-
portant implications for the spectral properties of our
system compared to that of Corron et al.. For example, it
generates multi-mode oscillations instead of mono-mode
oscillations.12,14 Within the bandwidth B of the VGA,
resonances that lead to multi-mode oscillations occur ap-
proximately at integer multiples of 1/τf. If the pass-band
of B is larger than the (approximate) inter-mode spacing,
the system becomes multi-mode.
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FIG. 2. Multimode characteristics of the feedback loop. (a)
Experimental setup to determine the open-loop transfer func-
tion of the feedback loop. The input of a VGA is fed by a
sinusoidal waveform generator and a delayed version of its
output v(t − τf), where the signal v(t) is monitored using a
power spectrum analyzer (PSA). For this measurement, an
attenuator of gain ga in the feedback loop to maintain the
net-gain gag(t) below unity, avoiding self-oscillation and sat-
uration at the resonant frequencies. In our experiment, we
observe multimode characteristics with (b) vctl = vL, the
high-gain state, and (c) vctl = vH, the low-gain state, where
both states allow for the existence of up to ∼20 modes (mode
spacing ∼1/τf ∼ 25MHz).
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FIG. 3. Growth, saturation, and decay of v(t). (a) The feed-
back loop is initialized with gH = 1.5 at t ∼ 4µs. Electrical
noise is amplified and band-pass filtered such that multimode
oscillations emerge. Saturation occurs at t ∼ 4.85µs and then
the gain is switched low (gL = 0.2) at t ∼ 6.25µs, where os-
cillations decay in steps of τf (given by a horizontal bar in
(d)). Zooms of v(t) showing regions where its amplitude is
(b) governed by the system’s multi-mode transfer function,
(c) saturates, and (d) decays. Note that we choose gH and gL
such that the rate of growth is slower than the rate of decay
(gH − 1 < 1− gL).
In addition, the multi-mode resonances and B are de-
pendent on the value of vctl. To characterize these spec-
tral changes, we measure the feedback-loop transfer func-
tion for two different values of the voltage control port
vctl, where the setup is shown in Fig. 2a. It comprises a
sinusoidal waveform generator with automatic frequency
sweep, which drives the feedback loop, and a power spec-
trum analyzer (PSA) that records the output power.
The experiment is first realized with vctl = vL < 0.5V,
shown in Fig. 2b. It confirms the existence of multiple
modes within B ∼ 0.4GHz centered at fc ∼ 2.1GHz.
For vctl = vH > 0.5V (Fig. 2c), we observe reso-
nances with relatively constant amplitude, and we ap-
proximate B ∼ 0.6GHz with a shift in the central fre-
quency fc ∼ 2.5GHz (See Appendix).
When the net-gain of the feedback is greater than unity
(without an external source), the VGA amplifies multi-
mode signals after each roundtrip in the feedback loop
until it saturates. Figure 3 illustrates how the feedback
loop amplifies and band-pass filters electrical noise af-
ter propagating several time through the VGA with loop
net-gain g(t) = gH > 1. The output voltage v(t) starts
showing modulated oscillations (see Fig. 3b). When os-
cillations grows beyond ∼0.3V, the VGA saturates and
behaves nonlinearly such that the dynamics become a
stable periodic oscillation of constant amplitude at fre-
quency ∼fc (see Fig. 3c). We maintain the saturated
behavior for approximately 1µs (∼25× τf) to confirm it
is not transient dynamics. Then, the net-gain net gain
is switched to g(t) = gL < 1, and the oscillations in the
feedback loop decay until they reach the noise floor of
the VGA.
This experiment shows that a single feedback-loop sys-
tem can generate multi-mode UHF oscillations. Away
from saturation, the feedback loop operates linearly and
is governed solely by the values of its net gain (gL,H),
the time delay τf, and the band-pass characteristics ap-
propriate for a given value of vctl. This experiment also
shows that, without proper control over the time spent in
the growth regime, the system saturates rapidly (< 1µs),
which introduces nonlinearity into the dynamics.
However, if the VGA gain is switched fast enough and
with proper timing, it can avoid saturation and remain in
its linear mode-of-operation. For this, in the upcoming
section, we introduce an additional time-delayed feed-
back loop that bounds the amplitude of the multi-mode
oscillations. This digital control loop is specifically de-
signed to parallel aspects of the guard condition from
Ref. [12], where it uses a switching condition20,21 that
produces a digital-like waveform s(t).
III. DIGITAL CONTROL LOOP
We design our control scheme to vary vctl in response
to a signal that monitors the amplitude of the multi-mode
oscillations in v(t). When the amplitude or envelope of
v(t) grows beyond (decays below) a set threshold, the
control loop changes the value of vctl and switches the
system to its decay (growth) regime. In our design, we
use a logarithmic amplifier (LGA) to detect the envelope
of v(t) and a transitstor-transistor logic (TTL) inverter
gate as a digital switch (See Appendix for characteriza-
tion of these components). As a whole, the control-loop
generates a digital signal and is designed to prevent sat-
uration in the feedback loop.
As shown in Fig. 1, the feedback and control loops
are combined by means of a voltage divider, so that v(t)
drives the VGA, the LGA, and the TTL gate. The output
of the TTL gate generates a digital signal s(t) that is fed
into a fixed voltage attenuator connected directly to vctl.
We use a fixed voltage attenuator to map the low and
high state from s(t) (s(t) = 0V, and 2V, respectively)
onto high and low values desired for g(t) (vctl = vL and
vH, respectively). This design is adequate to realize a
switching condition for PWL dynamics, except that it
requires additional time-delay to guarantee proper con-
trol on the fast dynamics existing in the feedback loop.
With low-speed systems, the processing time of the
components in a control loop, called the control-latency-
time (CLT), is usually orders of magnitude faster than
the timescales of the dynamics to be controlled and there-
fore can be neglected.7,12,22 In our UHF system, however,
this is not the case. The average period in v(t) is 0.5 ns,
which should be compared to the summed CLT of the
4LGA and TTL gate of approximately 9 ns. As a result,
it is not possible for the switching condition to affect in-
stantaneously the feedback-loop oscillations as they are
generated.
However, we can control the envelope of the oscilla-
tions (evolving on a slower time-scale) if s(t) is applied
to the VGA at the proper time with respect to feedback-
loop delay time. This is obtained by adjusting the time
delays of both the control and feedback loops to be ap-
proximately equal. Such an approach has been already
used successfully to stabilize a very-high-frequency opto-
electronic chaotic system.23
The time delay τf of the feedback loop is tunable with
respect to the length of coaxial cable used in the design of
our circuit. First, we guarantee that τf is larger than the
CLT and choose τf ∼ 41 ns. Then, we use coaxial cables
of time delay τcoax in the control loop to approximately
match the propagation time of the control signal with
τf. We denote this net control-loop delay time by τc =
CLT + τcoax (see Fig. 1) and adjust its value to be τc ∼
40 ns (See Appendix for a detailed description of the total
control loop CLT).
In the following sections, we analyze the dynamics in
v(t) from the full system (shown in Fig. 1) and its rela-
tion to the digital output of the control loop s(t).
IV. FULL SYSTEM RESULTS
We initialize the full system with vctl = vL and g(t) =
gH to ensure oscillation growth. We monitor the tem-
poral evolution of v(t) and s(t) using an 8-GHz-analog-
bandwidth 40-GS/s oscilloscope (DSO80804A) and an-
alyze separately the time series and spectral content of
both signals. Along with our analyses, we explain the
observed dynamics based on the system design.
A. Experimental time series
After intial transients, the system dynamics show oscil-
lations in v(t) with a time-varying amplitude and digital-
like switchings in s(t). As shown in Fig. 4a, the evolution
of v(t) is aperiodic and its amplitude remains approxi-
mately between ±50 mV, within the VGA’s linear mode-
of-operation. The amplitude modulation in v(t) leads to
spectral broadening of its power spectral density (PSD)
with a peak at ∼fc and multi-mode power symmetrically
distributed, as shown in Fig. 4b. The small peaks in the
PSD are spaced by ∼1/τf. From the peak at fc, the PSD
shows a 10-dB-bandwidth of ∼100 MHz (consistent with
the bandwidth of the LGA). Hence, the dynamics of v(t)
have a UHF broadband spectrum.
The complexity of the dynamics in v(t) has two differ-
ent origins: (i) multi-mode feedback and (ii) long mem-
ory. First, noise seeds the transient oscillations of the
system, which are amplified and filtered based on the
system’s multi-mode characteristics (see the Appendix
for the initial, transient dynamics). Then, these tran-
sient amplitude modulations are stored in the system’s
memory as they propagate around the feedback loop and
continuously the future dynamics at time t+ τf, causing
the dynamics to reside in an infinite-dimensional phase
space and allowing for the existence of chaos.24
Simultaneously, the control loop generates s(t), a
digital-like, asynchronous (unclocked) voltage. It
switches aperiodically between its low and high states
with minimum pulse widths of approximately 10 ns (see
Fig. 4c). The finite bandwidth of s(t) is visible on the
experimental PSD spanning frequencies from dc to ∼100
MHz, the cuttoff frequency at -10 dB (see Fig. 4d). The
signal s(t) also shows short-pulse rejection,25 a mecha-
nism by which the TTL gate generates intermediate volt-
ages in response to fast fluctuations at its input. As a re-
sult, our system shows slight deviations from ideal PWL
behavior, discussed in the following section.
We finish this section by comparing the time series of
v(t) and s(t). Unlike the audio-frequency PWL system
presented in Ref. [12], there is no obvious correlation be-
tween the analog and digital dynamics. This feature is
unique to our system and is caused by the multi-mode
feedback loop. In the next subsection, we construct a
time-delayed return map of the analog dynamics to bet-
ter understand the connection between v(t) and s(t) and
reveal the symbolic nature of s(t). The return map also
provides a method for calculating a Lyapunov exponent
to confirm the presence of chaos.
B. Experimental Return map
In our system, shown in Fig. 1, we note that
v(t) = g(t)v(t− τf). (2)
We construct a return map by discretizing Eq. (2). Sim-
ilar to Ref. [12], we use the local maxima in v(t), labeled
as vn, where n is an integer incremented over each max-
ima, that are spaced by ∼1/fc, as shown in Fig. 5a. Also
shown is the local maxima vn+T , where T is the integer
number of local maxima that are contained in the feed-
back loop. Using these points, Eq. (2) becomes a delayed
return map, defined as
vn+T =M(vn), (3)
where M(x) = gnx and gn is the net gain of the system
at time tn.
The map is respresented graphically by a density plot
in the plane of (vn, vn+T ). Figure 5b shows an attrac-
tor of two different clusters of points with finite widths
and slopes that coincide approximately with the gains gH
and gL (labeled accordingly in the figure). The linearity
of these clusters is expected because the derivative of the
map M ′(x) = dM(x)/dx = gn. The finite widths relate
to small over and under shoots in the values of the gain
because of imperfections in the VGA gain and intermedi-
ate s(t) values applied to vctl. In addition, depending on
5FIG. 4. Experimental time series and power spectral densities (PSD’s). (a) Time series of v(t) showing UHF oscillations with
complex amplitude modulations. A zoom of v(t) is shown for t = 0.5 − 0.525 µs. (b) PSD of v(t). (c) Time series and (d)
PSD of the switching state s(t). The PSD’s in (b) and (d) have a resolution bandwidth of 80 kHz and are smoothed over a
window of 10 MHz. We note that the dynamics for this system are stable for extended periods of time, even when no thermal
stabilization is used to prevent parameter drifts.
the state of s(t), the map’s dynamics reside on one of its
two clusters, respectively. Everytime s(t) switches, the
map’s dynamical state (vn, vn+T ) transitions from one
cluster to the other, demonstrating that s(t) partitions
the map’s attractor (See the Appendix for a preliminary
analysis of the alphabet in the symbolic dynamics and
its underlying grammar).
We also analyze the map by looking at the statistics
of its derivative. In Fig. 5c, the probability density
of M ′(x), labeled by PM ′(x), is given as a function of
M ′(x) and shows two primary peaks that occur at ap-
proximately gL,H, the most probable values of gn. There
is also a higher probability to have M ′(x) > 1 because
of the larger area under the gH peak, which indicates on
average more growth than decay in the dynamics.
Based on the finite switching times in s(t), we expect
finite, but small, probabilities PM ′(x) 6= gL,H, which is
verified in the plot. However, the slow drop-off in PM ′(x)
forM ′(x) > gH shows that there is a significant probabil-
ity to have a gain gn > gH. This shows that the VGA has
a slightly asymmetric response for switching vctl between
vL and vH. Together, these features reveal the effects of
the slight deviations from an exactly PWL system.
To conlude our analysis, we use the probability density
of M ′(x) to calculate the Lyapunov exponent of the map
(similar to Ref. [26]) given by
h =
∫
ln|M ′(x)|PM ′(x) dx. (4)
We note that, for ln|M ′(x)| > 0, M ′(x) > 1 corresponds
to exponential growth in the map’s dynamics. Using
Eq. (4), we calculate h = (7.2 ± 0.2) × 10−3, where the
uncertainties are due to experimental noise and h > 0
is an indication of chaos (using surrogate data of equal
length, we have verified that h is significantly positive).
In this case, h describes the average rate of divergence
between any given pair (vn, vn+T ). For the divergence
rate between vn and a neighboring point vn+1, we scale
h→ h/T with T = 87 such that h/T = (8.3±0.2)×10−5.
With both Lyapunov exponents positive, this confirms
the presence of chaos in our experimental system.
V. PIECEWISE-LINEAR PHYSICAL MODEL
In this section, we model both the feedback and control
loops using using delay differential equations (DDE’s).
All of the model parameters are obtained from regres-
sion analysis using experimental data as detailed in the
Appendix.
A. Multi-mode Feedback Loop Model
We model the feedback loop as a band-pass filter with
time-delayed feedback and gain27
v˙(t) + ∆(t)v(t) + ω(o)(t)
∫
v(t′) dt′ = g(t)v(t− τf), (5)
where τf is the feedback-loop time delay and ∆(t), ω
(o)(t),
and g(t) are approximately piecewise-constant (APC) pa-
rameters that continuously switch. We note that Eq. (5)
is completely linear for fixed ∆(t), ω(o)(t), and g(t), as we
have defined the feedback loop without a nonlinear sat-
uration term. Therefore, for g(t) > 1, Eq. (5) becomes
unstable and v(t) diverges. As we will discuss in sub-
section B, the control loop, which continuously switches
6FIG. 5. Construction of the experimental return map. (a)
A small segment indicating the local maxima vn (circles) to
vn+T , where T = 87. (b) Return map of vn. The dashed
line indicates a reference line with slope equal to 1. (c) The
probability density PM′(x) as a function of M
′(x). The two
primary peaks in PM′(x) occur at M
′(x) ∼ gL,H, the gain-
states of the system.
the values of the APC parameters, is the only mechanism
that keeps v(t) from diverging (experimental saturation).
The first two APC parameters are modeled as ω(o)(t) =
2pi
√
f (+)(t)f (−)(t) and ∆(t) = 2pi(f (+)(t) − f (−)(t)),
where f (+) and f (−) are the upper (+) and lower (−)
cutoff frequencies of the multi-mode bandpass filter (-3
dBm drop off), respectively. In the model, these cuttoff
frequencies shift depending on the switching state s(t) as
f (+,−)(t) =
s(t)
A
(
f
(+,−)
L − f
(+,−)
H
)
+ f
(+,−)
H , (6)
where f
(+)
H = 2.41 ± 0.01GHz, f
(−)
H = 1.85 ± 0.01GHz,
f
(+)
L = 3.29± 0.1GHz, and f
(−)
L = 1.97 ± 0.04GHz and
s(t)/A is goverened by the model for the control loop.
The last APC parameter is the gain g(t), which is also
dependent on s(t)/A through the relation
g(t) =
s(t)
A
(gL − gH) + gH, (7)
where gH = 1.5 (gL = 0.2) is the high (low) gain state. In
our model, all of the APC constants have the same rise
and fall times (instead of infinitely fast switches) that fol-
low the physical switching state s(t). This approximation
captures some of the non-ideal behaviors of the experi-
ment while maintaining approximate PWL dynamics.
B. Control Loop Model
The control loop is modeled using two separate non-
linear operators to approximate the LGA and TTL gate.
The LGA first rectifies a delayed version of v(t)/4, pro-
vided by the feedback loop, with a logarithmic response
in amplitude and saturation for high inputs using the
nonlinear function
F (v(t−τc)) = C1−C2
(
tanh
[
log10
∣∣∣∣C34 v(t− τc)
∣∣∣∣
]
+ 1
)
,
(8)
with parameters C1 = 1.68± 0.01 V, C2 = 3.24± 0.09 V,
C3 = 24.1± 5.6 V
−1, and τc = 39.9± 1 ns. To finish, the
output of this function drives a first order low-pass filter
ξ˙(t) = −2pifLξ(t) + 2piF (v(t− τc)), (9)
where fL = 0.02 ± 0.01 GHz is the low-pass cut-off fre-
quency. The output ξ(t) is smoothed to recover the en-
velope of v(t). This completes the model of the LGA.
The LGA output ξ(t) then drives the TTL gate, which
we approximate as a continuous nonlinear switching func-
tion
s(t) =
A
2
(1 + tanh[m(I − ξ(t))]), (10)
where A = 2.00 ± 0.04 V, I = 0.96 ± 0.01 V, and
m = 51.00 ± 0.01 V−1. Equation (10) switches with
rise and fall times proportional to m and asymptotically
approaches s(t) = 0 and s(t) = A for inputs ξ(t) above
and below the threshold I, respectively (Recall that the
value of s(t)/A is also used in Eqs. (6) - (7)).
C. Simulation Results
1. Numerical time series
We integrate Eqs. (5)-(7) using a third-order Adams-
Bashforth algorithm. The simulated time series and fre-
quency spectra for v(t) and s(t) are plotted in Fig. 6,
which mirrors the format of Fig. 4 for easy comparison
with the experimental results.
As shown in Figs. 6a-b, the central frequency of v(t) is
∼fc, and the amplitude of v(t) is bounded between ±80
7FIG. 6. Dynamics from the model. (a) Time series of v(t) with a zoom shown for t = 0.5− 0.525 µs and (b) PSD of v(t). (c)
Time series and (d) PSD of s(t). The integration was performed using initial conditions for t ≤ 0 : s(t) = 0, ξ(t) = 1.5 and
v(t) = Gaussian white noise with a variance σ = 10−9 V2 and sampled at a fixed time-step δt = 5 ps. No additional noise is
introduced at later times into the model. The PSD’s are plotted assuming 50 Ω impedance with a frequency resolution of 80
kHz and averaged over a window of 10 MHz.
mV. Similar to the experiment, the amplitude modula-
tions of v(t) are aperiodic and the PSD of v(t) shows a
multi-mode power spectrum. The dynamics of the model
are thus a good approximation to the experiment, pro-
ducing a qualitatively similar, broadband, UHF, multi-
mode v(t).
Recall that the model does not include any saturation,
and thus, in order for such dynamics in v(t) to remain
bounded, the control loop must produce s(t) to swtich
the gain. In Fig. 6c, s(t) is an asynchronous, digital-
like waveform with some instances of short-pulse rejec-
tion due to the continuous nature of Eq. (10). Different
from the experiment, the PSD of s(t) shows small os-
cillations in its amplitude. We hypothesize that these
oscillations are due to high-frequencies in v(t) that bleed
through the model’s filter for the LGA. A higher order
low-pass filter in the model can suppress these oscillations
but requires an increase in the model’s complexity.
Next, we examine the PWL nature of the physical
model by constructing a time-delayed return map of the
integrated dynamics in v(t).
2. Simulated return map
Similar to the analysis of the experiment, we construct
a time-delayed return map for v(t) using Eq. (3). Fig-
ure 7a shows that the dynamics of this return map form
an attractor with two linear clusters that show qualita-
tive agreement with the experiment, where the clusters
produced by the model are less scattered.
These quantitative differences occur because our model
does not include noise and assumes the gain to be always
ideally and linearly related to g(t). Nevertheless, in both
FIG. 7. (a) Return map from simulation constructed from vn
and vn+T , where T = 87. A dashed line indicates a reference
line with slope equal to 1. (b) The probability density PM′(x)
for M ′(x).
the experiment and model, the return map transitions
between the gL and gH clusters as s(t) switches states.
We also examine the simulated probability density
PM ′(x), given in Fig. 7b. It shows two primary peaks
8located at M ′(x) ∼ gL,H. Thus, the simulated dynam-
ics also have high probabilities for the gain to satisfy
gn = gL,H and little probability for other values. Differ-
ent from the experiment, these two peaks have smaller
widths due to the assumptions of the model.
Lastly, we use the simulated PM ′(x) and Eq. (4) to
calculate the map’s Lyapunov exponent. We calculate
h = 5.6 × 10−3, and the scaled h → h/T = 6.4 × 10−5.
We note that these values are close to the Lyapunov ex-
ponents determined from the experimental data and con-
firm the presence of chaos in the model.
Taken together, the time series analyses and return
map demonstrate that our simple model captures the
fundamental aspects of the experimental system.
VI. CONCLUSIONS AND FUTURE DIRECTIONS
In conclusion, we demonstrate a UHF electronic de-
vice displaying PWL chaos using feedback and control
loops that overcomes many of the hindrances of slower
LRC oscillators. We exploit a simple VGA with time de-
layed feedback to generate growing and decaying multi-
mode oscillations centered at frequency ∼2.1 GHz. Us-
ing matched time delays for the feedback and control
loops, our circuit performs fast control and avoids non-
linear saturation. As for the dynamics, this novel cir-
cuit generates simultaneously a chaotic signal with a
corresponding switching state that partitions the return
map’s attractor, thus demonstrating a UHF foundation
for the concepts of PWL chaos with a real-time symbolic
dynamics.12,19
We presented our experimental findings alongside a
numerical model. To capture the key aspects from the
experimental dynamics, we measure the circuit’s time-
delays and frequency dependent band-pass characteris-
tics. We simulate the dynamics using delay differential
equations involving a logarithmic function, a low-pass fil-
ter, and continuous switching functions to approximate
the piecewise-constant parameters. Our model demon-
strates a fundamental understanding of the system dy-
namics and gives insight into the non-ideal effects arising
in the experiment.
In the future, we are interested in applying this fully-
electronic design in a radar system. Our chaotic sys-
tem automatically produces an upconverted, broadband
analog waveform, and information about this signal can
be stored with one-bit digital sampling of s(t). Prelim-
inary analysis shows that the waveforms v(t) and s(t)
show potential as radar signal sources when compared to
standard techniques.28 Futhermore, based on the PWL
nature of this system, we are currently investigating a
matched12 (or pseudo-matched29) filter for chaos that
can recover s(t) from v(t) in the presence of large noise.
The simplicity of our design combined with these bene-
fits represent a significant step towards inexpensive and
robust chaos-based radars.
Finally, we present only the simples case for our sys-
tem where τf and τc are approximately matched. Pre-
liminary experimental and numerical work shows that
additional mismatch between these two delays can give
rise to new chaotic dynamics with differently structured
PSD’s. Thus, the delay mismatch represents an un-
explored degree-of-freedom for controlling the dynamics
and exploring the stability of this system.22,30 Potential
applications for this additional control include realizing a
chaos communications system31,32 and creating orthogo-
nal communications channels.33
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Appendix A: Control Loop Characterization and Latency
Time
In this section, we characterize the three main com-
ponents of the control loop: the LGA, the TTL gate,
and the voltage control port vctl of the VGA, in order to
estimate model parameters and approximate each com-
ponent’s control latency time (CLT).
In Fig. 8a, we plot a typical output waveform from the
LGA. Using a signal generator, we drive the LGA with
a 2 GHz sinusoidal signal x(t) that is pulsed for 10 ns.
When zero power is present in x(t), the LGA outputs
a positive voltage ξ(t) ∼ 1.5 V. For oscillations in x(t),
ξ(t) decreases to a value that is proportional to the am-
plitude of x(t). Hence, the output of the LGA inversely
follows the envelope of input oscillations. These time se-
ries are measured using two high-impedance probes with
identical propagation times after calibration. Thus, the
time skew between x(t) and ξ(t) accurately represents the
causal behavior of the LGA and shows that the CLTLGA
is approximately 8 ns.
Using Eqs. (8), (9), we drive our model for the LGA
using x(t) and fit the output ξ(t) with the model pa-
rameters Ci (for i = 1, 2, 3) and fL using a reduced χ
2
algorithm. We note that during the fitting, the CLT of
our LGA model is not 8 ns due to the choice of a low-
order filter. Thus, extra delay was added into the model
LGA’s CLT. This extra delay will be discussed at the end
of this section. The resulting fit is shown in Fig. 8b.
We next characterize the TTL gate using the output
from the LGA when it is driven by x(t). Using the same
high-impedance probes, we measure and plot the TTL
output s(t) alongside its input ξ(t) in Fig. 8c. In the
figure, s(t) switches high (low) for ξ(t) below (above) the
TTL threshold of ∼1V. We mark CLTTTL = 1.1 ns, the
average delayed response of the gate switchings (rise and
fall) in response to a threshold crossing.
We use Eq. (10) to fit the TTL gate parameters A, m,
and I. The simple model does not produce the correct
9FIG. 8. Control loop fits and latency times. (a) Output
ξ(t) (top) of the LGA due to x(t) (bottom). The CLTLGA
is shown as a delay time between the two waveforms. (b)
Model fit ξ(t) (top) due to input experimental x(t) (bottom).
(c) Example output s(t) (green) of the TTL gate due to an
input ξ(t) from the LGA. The TTL gate threshold is given
by the horizontal bar. A typical CLTTTL is shown for the
switching in s(t) from high to low. (d) Model fit s(t) due to
input experimental waveform ξ(t).
CLT for the TTL gate, as an additional 1.1 ns time delay
is necessary to achieve a good fit (see discussion at the
end of this section). The fit is shown in Fig. 8d.
Finally, we analyze the processing time of the voltage
control port of the VGA in reponse to a signal from the
TTL gate. To do so, we drive the VGA with a 2 GHz
low-amplitude sinusoidal signal and observe the output as
s(t) switches to measure CLTvctl ∼ 4 ns. Since the model
for the gain of the VGA does not include a processing
time, additional delay is necessary in the model.
Therefore, in order to match and model the full control
loop delay time τc, we use the relation τc = CLT+ τcoax,
where CLT = CLTLGA + CLTTTL + CLTvctl . We model
the coaxial cable delay as a time shift that compensates
for any CLT that is not present in our models for the
LGA, TTL gate, or voltage control port. As a result, we
tune the value of τc in the model to match that of the
experiment, which is approximately 40 ns.
Appendix B: Multi-mode feedback transfer function and
fitting
We determine the value of f
(+,−)
L,H (used in Eq. (6))
using a fit to the experimental spectral responses shown
in Figs. 2b-c. To do so, we derive the transfer function for
FIG. 9. Using Eq. (B2), we fit the experimental spectra
measured in Fig. 2 for (a) vctl = vL and (b) vctl = vH.
the setup shown in Fig. 2a using the differential equation
v˙(t)
∆L,H
+v(t)+
ω
(o)
L,H
∫
v(t′) dt′
∆L,H
= aL,H(v(t−τf)+vin), (B1)
where aL,H = gagL,H is the attenuated gain (to keep the
system from saturating) and ∆L,H, ω
(o)
L,H are the bandpass
filter parameters for low (L) and high (H) gain states. We
note that this equation is similar to that Eq. (5) with an
additional input driving term vin and an attenuation ga
in the feedback. We then Fourier transform Eq. (B1) and
solve for HL,H(f) = v˜/v˜in, the system’s transfer function,
where v˜ and v˜in are the Fourier transforms of v(t) and
vin(t), respectively. The functional form of HL,H(f) is
HL,H(f) =
aL,H∆L,H
2piif +∆L,H +
(2piif
(o)
L,H)
2
2piif − aL,H∆L,He
2piifτf
,
(B2)
where ∆L,H = 2pi(f
(+)
L,H − f
(−)
L,H), and f
(o)
L,H =
√
f
(+)
L,Hf
(−)
L,H .
Using the magnitude of HL,H(f), we fit the exper-
imental data and obtain the fits shown in Figs. 9a-
b. The fitting parameters are f
(+)
H = 2.41 ± 0.01GHz,
f
(−)
H = 1.85 ± 0.01GHz, f
(+)
L = 3.29 ± 0.1GHz, and
f
(−)
L = 1.97 ± 0.04GHz. We note that the uncertainties
are higher for the frequency parameters f
(+,−)
L due to ap-
proximation of the resonances in Fig. 2c using Eq. (B2).
The experimental system is not a true band-pass filter for
vctl = vH, and our approximation leads to discrepancies
between Fig. 2c and Fig. 9b, but this approximation is
necessary for our simple model. The fitted gain param-
eters are aH = 0.6 ± 0.01 and aL = 0.2 ± 0.01. Also, in
order to facilitate fitting, τf is a free fitting parameter,
where its fitted values are τf = 41± 1 ns.
Appendix C: Transient dynamics
We plot typical transient dynamics for v(t) and s(t) in
Fig. 10. Electrical and additive noise seed the experi-
ment (Fig. 10a) and simulation (Fig. 10b), respectively,
which show multi-mode growth in v(t) and that s(t) be-
gins switching at 0.5 µs < t < 0.75 µs.
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FIG. 10. Transients in v(t) and s(t) for the (a) experiment
and (b) simulation.
Appendix D: Underlying Grammar
To demonstrate the existence of a potential grammar
in the experimental and simulated switching states, we
examine four-bit digital words that appear sequentially
in the time series for s(t). To do so, we sample s(t) at a
fixed clock frequency of 1 GHz and convert the digital-
like signal into a list of digital ones and zeros, labaled sn:
for s(tn) > 1, sn = 1 and for s(tn) < 1, sn = 0, where
tn are the clock sampling times. Next, we construct the
pairings [0,0], [0,1], [1,0], and [1,1] by pairing [sn, sn+1],
[sn+2, sn+3], ... and then follow the evolution of the pairs.
We depict the sequences of four-bit words in Fig. 11,
where a point is drawn between two pairings on the (x, y)
axes if the four-bit word ([sn, sn+1], [sn+2, sn+3]) exists
in the alphabet. Lines connect sequential four-bit words.
FIG. 11. Four-bit digital word maps for 104 words in the (a)
experimental and (b) simulated sn.
In the experimental analysis shown in Fig. 11a, there
are both missing words and missing links, showing a re-
stricted alphabet and grammar. In the analysis of the
simulation (Fig. 11b), all four-bit words are present in
the alphabet but with a restricted grammar. The gram-
mar of the model is sensitive to parameter changes, and
we conjecture that mismatches with the experimental pa-
rameters, such as the order of the low-pass filter in the
LGA, lead to the differences between Fig. 11a and Fig.
11b. We also note that overlapping lines are neglected
and would show even more missing links in a higher-
dimensional pictoral representation.
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